



The Partner For Success

**ZUKEN**<sup>®</sup>

## Signalintegrität und Eigenstörsicherheit elektronischer Baugruppen



ZVEI-Initiative „Design Chain“  
26.03.2019 - Detmold



**Ralf Brüning**


Product Manager High Speed Design Solutions  
Zuken EMC Technology Center Paderborn/Germany



## Observation

Electronic and Electrical Systems change our Way of Life

**ZUKEN**<sup>®</sup>



Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019



**Zuken – Who we are...**  
Corporate Summary

Founded	1976
Revenue Year Ended March 2017	\$231,500,427*
Corporate Headquarters	Yokohama, Japan
European Headquarters	Munich, Germany
North American Headquarters	Westford, Massachusetts
Stock Listing	Tokyo Stock Exchange Level-1
Employees	1,290
Operational Excellence	Profitable, no debt

View data item

Cite this page


\* using the original currency and the average exchange rate for the period.

www.zuken.co.jp




**Mehr als 40 Jahre Innovationserfolg**  
in der Elektronik und Elektrotechnik


Gründungsjahr	1976
Umsatz Geschäftsjahr 2016/2017	22 199 000 JPY / ~185M EUR
Hauptsitz des Unternehmens	Yokohama, Japan
Europazentrale	München, Deutschland
Zentrale Nordamerika	Westford, MA, USA
Börsennotierung	Börse Tokyo Level-1
Mitarbeiter (1.4.2018)	1.290
Finanzstatus	Profitabel, keine externen Geldgeber



Zuken Inc.  
Unternehmenssitz  
Yokohama, Japan



Zuken GmbH  
Europazentrale  
München



Zuken USA Inc.  
Zentrale Nordamerika  
Westford, Massachusetts



Unsere Kunden  
Märkte und Industriesegmente



Maschinenbau



Endgeräte



Energie



Medizintechnik



Automotive und  
Sonderfahrzeuge



Schienenfahrzeuge



Luft-/Raumfahrt



Militär/Verteidigung




Software und Dienstleistungen für Elektronik und Elektrotechnik

Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted. © Zuken 2019



Zuken Lösungen zur Elektronikentwicklung





Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted. © Zuken 2019

ZUKEN®

## Agenda

- Preface & Motivation
- Introduction
  - Signal-Integrity: What is the problem and why its getting more and more a problem for PCB Designers?
  - Addressing Signal Integrity – A Brief Overview
- PCB Design with Concurrent Signal Integrity
- Application Samples
- Conclusion, Q & A




Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.


© Zuken 2019

ZUKEN®



## Today's PCB Design Issues




Product design requires constraints and rules during design



Power distribution requirements of ICs with reduced voltages and packages increase



Increases in data transmission and electrical performance constraints, signal speed



SI analysis often conducted in isolated tools, sometimes requiring additional manual data entry

Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019



## Another Game Changer: IoT and IIoT



Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.



© Zuken 2019

## Signal Integrity is nearly Everywhere


### IoT and Signal Integrity

- ARM core based micro-controllers dominate the market, low power DDR3 memory operates at 1.2V, voltages are further narrowing down, so will the margins do
- Waveform analysis often not sufficient any longer (eye diagram compliance checks)
- Various communication schemes may require SERDES alike protocol analysis

LP-DDR3 address signal ARM→ Memory @ 400MHz




Texas Instruments  
USB 3.0 PHY



Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.


© Zuken 2019

## New Kids in Town ? Not Really



### Eigenstörsicherheit:


Fähigkeit eines elektronischen Gerätes,  
trotz externer Störungen noch  
zufriedenstellend zu funktionieren  
(Elektromagnetische Beeinflussbarkeit,  
EMB)



Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

## The Emerging of Simulation Simulation = Working on a “Digital Twin”



### Perceived as nightmare...

- Interfaces to host eCAD (often never work)
- Libraries (never complete)
- Models (from where)
- Complex tooling...
- Difficult to explain results...
- Expensive...

Picture: Creative Analytics

Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019


**ZUKEN®**

## Signal Integrity (and PCB Design Rules) over the Time

- The early days: Few design rules (e.g. parallel length & spacing) for routing (length, spacings), **impedance** requirements
- In the 1990ies and 2000 years: More complex design rules, EMC regulations, emerging of field solvers and simulation
- Today: Advanced communication channels with high data rates (56GB/s not exotic any more), ultra fast memories, tight design rules may will cause PCB design just based on rules to run out of steam



→ virtual prototyping with embedded signal integrity helps here




Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019


**ZUKEN®**

## Reference Designs?

- Its established good design practise to study (and adopt ?) smaller or larger parts of the semiconductor reference designs
- Question: Does this work for complex routing structures/constraints like DDR3/DDR4 and their Signal Integrity behaviour ?
- Answer: Be very careful and keep your heads up!
- To copy the routing structure from the reference design requires a huge amount of trust that your application matches the reference design conditions



Source: iMX6-REX



Source: FEDEVEL

- The number of layers (costs) and selected components like the decoupling capacitors (again, costs) may make your design to be a complete different thing
- Your use of the silicon is never exactly as the IC vendors reference board, which is typically rather large, not cost neither form factor optimized
- **Design** instead **with Signal** (and Power) **Integrity in mind**, know the potential culprits and establish dedicated routing rules for these

Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.



© Zuken 2019



## IC Vendor Guidelines

### Intel Yellow Books

- Intel PentiumPro Design guideline sample (issued 1995 under NDA)
- Hardware design guidelines did more and more electrical (!) rules (→ design constraints)





Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

## Glossar of Signal Integrity Problems

### A Short tour through the Dungeon

- **Reflection** and **Ringing** occur on discontinuities or electrical long transmission lines with fast edges, they impact the **timing** behavior as well
- The cause for **Crosstalk** is the transfer of energy from one electric circuit into another (parallel routing patterns, same layer or layer-to-layer)
- **Insertion loss/return loss** and **impedance** over time characterize the interconnect structure
- Multi-gigabit effects (like **Intersymbol Interference**) are analyzed using eye diagrams. Such diagrams provide figures of merit for **SERDES** channels (BER) as well
- Interconnect timing is often checked by **eye-diagrams** of multiple signals (e.g. DDR data to strobe to clock)



Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.


© Zuken 2019



# Impedance Rules – The Why

## Basic Signal Transmission

ZUKEN®



Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

# Impedance Rule Example

## DDR3 Design-Guide NXP

ZUKEN®

**NXP Semiconductors**  
Data Sheet: Technical Data

Document Number: S32V234  
Rev. 7, 08/2018

**S32V234**

**S32V234 Data Sheet**

**Features**

- ARM® Cortex®-A53, 64-bit CPU
  - Up to 1000 MHz Quad ARM Cortex-A53
  - 32 KB/12 KB L1-D, L1-I Cache
  - NEON MPF co-processor
  - Dual precision FPU
  - 2 clusters with 2 CPUs and 256 KB L2 cache each
  - Memory Management Unit
  - GIC Interrupt Controller
  - ECC parity error support for its memories
  - Generic timers
  - Fault occupation by hardware for redundant executed application software on multiple core cluster
- ARM Cortex-M4, 32-bit CPU
  - Up to 133 MHz
  - 16 KB/16 KB I-D, L1-I Cache
  - 32x32 KB tightly coupled memory (TCM)
  - ECC parity support for its memories
- Clocks
  - Phase Locked Loops (PLLs)
  - External crystal oscillator (PNOOSC)
  - 1 FMC oscillator
- System protection and power management features
  - Flexible run modes to consume low power based on application needs
  - Peripheral clock enable register can disable clocks to unused modules, thereby reducing current
  - Power gating of unused A53 cores and GPU
  - Low and high voltage warning and detect
  - Hardware CRC module to support fast cyclic redundancy checks (CRC)
  - 128-bit unique chip identifier
  - Hardware watchdog
  - DMA controller with 32 channels with DMA (DMAU)
  - Extended Resource Domain Controller
- Safety concept
  - ISO 26262, ASIL level target
  - Measures to detect fault in memory and logic
  - Measures to detect single point and latent faults
  - Quantitative root of content analysis of functional safety (FMEDA) tailored to application specifics
  - Safety manual and FMEDA report available
- Security
  - CSE with 16 KB of on-chip Secure RAM and ROM
  - ARM TrustZone (TZ) architecture support
  - Boot from NOR flash with AES-128 CTR
  - On-Chip One-Time Programmable element Controller (OCOTP\_CTL) with on-chip electrical fuse array
  - System FTAG Controller (SIC)
- Debug functionality
  - Standard JTAG and Compact JTAG
  - 16-bit Trace port, Serial Wire Output port
- Timers
  - General purpose timer (PTM)
  - Two Periodic Interrupt Timer (PIT)
  - IEEE 1588 Timers (part of Ethernet Subsystem)
- Analog
  - 1x 12-bit 1.8 V SAR ADC with self-test
- Communications
  - UARTw (LIN2, I1)
  - Serial peripheral interface (SPI)
  - I2C blocks
  - PCI express 2.0 with endpoint and root complex support
  - LFAST serial link
  - GbE Ethernet with PTP IEEE 1588
  - FD-CAN
  - FlexRay Dual Channel, Version 2.1 RevA

NXP reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.

**NXP**

### 4.7 PCB routing guidelines

#### DDR3/DDR3L PCB design

##### • CLK/Address/Commands

- Route with 50 ohm controlled impedance and differential pair (CLK) with 100 ohm controlled impedance
- Use Fly by topology in case of multiple memory components
- Address and command lines Terminated to VTT with 50 ohm
- To be referenced with Power, not Ground
- Address/Cmd to be routed within 66 mils with respect to CLK and to be matched from controller to memory; memory to memory as well
- All traces to be routed in internal layers
- Preference is to use only two layers for routing this group
- Limit the via number to less than three

NXP Semiconductors

S32

General

#### NOTE

The differential clock lines on the DDR3 interface should use AC termination scheme, with a 0.1 μF series capacitor and referenced to DDR IO supply (V<sub>DD\_DDR\_IO</sub>).

##### • Data/Strobe

- Route with 50 ohm controlled impedance and differential pair (DQS strobe) with 100 ohm controlled impedance
- Data to be routed within 33 mils with respect to respective strobe
- To be referenced with Ground
- All traces to be routed in internal layers
- Strictly to be routed in only two layers
- Avoid more than two vias


Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

## Impedance Control

How to get a realistic  $Z_0$  number?

- The definition of a proper impedance target for interconnects is rather old, validation is done via pcb grinding patterns and measurement
- Impedance = Ratio of current and voltage between two terminals of a circuit



Google impedance formula

$$Z_0 = \frac{87}{\sqrt{\epsilon_r + 1.41}} \ln \left( \frac{5.98H}{0.8W + T} \right) \times \left( 1 - \frac{H_1 - T - H}{0.1} \right) \text{ ohms}$$

$$T_{pd} = 84.75 \times \sqrt{0.475 \times \epsilon_r \times \left( 1 + e^{-1.55H_1/H} \right) + 0.67} \text{ psec/inch}$$

$$C_0 = \frac{T_{pd}}{Z_0} \text{ pF/inch}$$

$$Z_0 = \frac{60}{\sqrt{\epsilon_r}} \ln \left( \frac{1.9(2H + T)}{(8W + T)} \right)$$

$$C_0 = \frac{5.55 \cdot 10^{-11} \epsilon_r}{\ln [3.81 H / (.8W + T)]}$$


$$t_{pd} = 3.34 \cdot 10^9 \sqrt{\epsilon_r}$$

$$Z_0 = \frac{120\pi}{2.0 \sqrt{2.0 \pi \sqrt{\epsilon_r} + 1.0}} \ln \left\{ 1.0 + \frac{4.0h}{W'} \left[ \frac{14.0 + 8.0/\epsilon_r}{11.0} - \frac{4.0h}{W'} \right] + \sqrt{\left( \frac{14.0 + 8.0/\epsilon_r}{11.0} \right)^2 - \left( \frac{4.0h}{W'} \right)^2 + \frac{1.0 + 1.0/\epsilon_r}{2.0} \pi^2} \right\}$$

Where  $W' = W + \Delta W'$

$$\Delta W' = \Delta W \left( \frac{1.0 + 1.0/\epsilon_r}{2.0} \right)$$

$$\Delta W = \frac{1}{2} \ln \left[ \frac{4e}{(0h)^2 + \left( \frac{1}{w/t} + 1.1 \right)^2} \right]$$





Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

## Impedance Control – Impact of Violations

### Signal Integrity Consequences

- Low Power DDR3 Signal with impedance requirement of 50 Ohm
- An in-depth impedance and SI simulations regarding tolerances did show that 60 Ohm (tolerance +20%) will cause false switching (→ system operation on risk, ringback below threshold, timing error likely) while
- An optimal switching occurs between 42 and 49 Ohm






LP-DDR3 Address-Signal 60 Ohm (magenta) and 42 Ohm (green), picture © TEWS GmbH

Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.


© Zuken 2019

**High Speed Design & Signal Integrity**  
Coping a very Complex Problem Domain

- To support all relevant high speed speed requirements, the key high speed design features are:
  - (1) Impedance control
  - (2) Skew/length matching & topology control
  - (3) Rule Definition for High Speed routing (pin-pairs, impedance max-vias etc)
  - (4) Designing against these high speed rules
  - (5) What-if capabilities are needed (topology, terminations)
  - (6) Concurrent SI and PI analysis allows a immediate judgement of the electrical performance for design decisions




**The High Speed Design Puzzle**



## The SI Simulation Dilemma

### Time Domain vs. Frequency Domain

- Frequency domain is more accurate for circuit analysis
  - But it's difficult to handle non-linear devices (most semiconductors)
- Time domain is more accurate for non-linear devices
  - But circuit behaviour is frequency-dependent
- The faster the circuit, the more frequency-domain effects dominate
  - Some constants at lower frequencies become variables at higher frequencies
- As a consequence, CR-8000 includes both, a time domain simulation engine and a frequency domain one



Time Domain      Frequency Domain



23


Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

## Concurrent Signal Integrity

### Direct Integration within PCB-Design-Process – SI on a Single Mouseclick

- Simulate from within place and route process concurrently or launch simulation from Constraint Browser or create snapshot for sandbox investigations and parametric studies



24

Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019



**Simulation means Model-Building**


Shared Task between User and ECAD System

**Discretes:**  
Scalar value from CAD library  
or if parasitics to be modelled  
in SPICE or as Blackbox S-Parameters

**Active Components (ICs):**  
Vendor supplied IBIS models (or IBIS-AMI in case of SERDES)  
Can include package model (as RLC or S-Parameter)  
  
Seldom SPICE (requires typically decryption key from IC vendor)

**Vias:**  
Complex lumped  $\pi$  circuit  
(automatically computed by the simulator)  
  
Alternative: Blackbox S-Parameters from 3D solver or measurement




**Transmission Lines:**  
Characterized by an TL model (lossy), simplified as  $Z_0$  and  $tD$   
  
Computed by an field solver (automatically, can be parametrized)  
  
Single ended or coupled  
  
Alternative: Blackbox S-Parameters



**Signal Integrity – Reflection and Impedance**


DRAM\_DQR[0] – 400MHz – Read & Write

- Reflection due to impedance discontinuity



CPU: Write

Memory: Read





CPU: Read


Memory: Write

Signal Integrity – Reflection and Impedance  
DRAM\_DQR[0] – 400MHz – Read & Write

- Removal of impedance discontinuity (sandbox)





Original



Modified

Signal Integrity – Skew in DDR Addresses  
Micron DR4 – 400MHz


- NXP iMX6 & Micron memory, fly-by topology
- Whole DDR address bus
- 400 MHz, speedgrade: 1066
- Simulation result (here pin waveforms only, DIE waveforms turned off for clearness of diagram) shows significant skew at the receivers within the address bus (→ violation of IC vendor requirement/constraint ?)
- Simulation time: less then 2 mins (parallel simulation)



## Signal Integrity - Parametric Studies

### Stub Length and Waveform Integrity

- In a **Daisy Chain** topology, *stub lengths* should be very short (IC vendor requirement), but routing often requires to have a stub to route into an IC
- Long stubs make signals reflect from transmission line junctions
- Shorter *stub lengths* are needed for faster *rise times* (e.G. DDRx)



33


Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

## SI & EMC Guidelines at PCB Level

### High-Speed Nets crossing a Gap

- EMC issue (parasitic antenna) and SI issue (reflection due to impedance mismatch), but timing as well
- Forensic study on a DDR3 signal



34


Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

SI & EMC Guidelines  
High Speed Nets crossing a Gap



- Impact on signal timing significant
- Skew constraint ?



**XILINX**

Chapter 5: Processing System (PS) Power and Signaling

The skew limits can be increased if the memory interface is not operated at the maximum frequency, and/or if a faster memory device is utilized. See [Appendix A, Processing System Memory Derating Tables](#) for derating tables for DDR3, DDR3L, and LPDDR2.

**Table 5-9: DDR Delay Match**

Signal Group	LPDDR2	DDR2	DDR3/3L
DQ/DM to DQS, P/N in data group	±10 ps	±20 ps	±10 ps
Address/Control to CK, P/N	±10 ps	±25 ps	±10 ps

Route the CK traces to be equal to or longer than the DQS traces per byte lane. This is necessary because:

- The write leveling is capable of adjusting the clock to write DQS alignment over a wide range, assuming the clock trace length is longer than the DQS traces.
- The read leveling is capable of adjusting the read data eye to read DQS over a wide range. The adjustment is per byte, so board skew between bits (DQ,DM) should be minimized, as indicated in Table 5-9.
- There is no automatic training for aligning command/address to clock, but a fixed offset is programmable and can be used if necessary. Skew between CK and address/control should be minimized, as indicated in Table 5-9.

**DDR Trace Impedance**

All DDR signals except DDR\_DRST\_B require controlled impedance. DDR\_CKE also requires controlled impedance in DDR3/3L. Table 5-10 shows the required trace impedance for DDR signals.

**Table 5-10: DDR Trace Impedance**


Signal Group	LPDDR2	DDR2	DDR3/3L	Comments
Single-ended	40Ω	50Ω	40Ω	±10% tolerance
Differential	80Ω	100Ω	80Ω	±10% tolerance

DDR3 and LPDDR2 memory also require an additional resistor connected to the ZQ pin to calibrate the device's output impedance. Table 5-11 shows the required RZQ values.



Signal Integrity - SERDES Channel Analysis  
Xilinx GTX Transceivers- Equalization Optimization

- Modern high data rate transceivers have to comply very tight BER targets (e.g. USB = 10<sup>-12</sup>)
- Transceiver silicon can be programmed to reconstruct the edges of the eye diagram (pre-emphasis and equalization)
- SERDES SI simulation allows to predict channel performance, BER and optimal settings of TX and RX







ZUKEN®

## Recap: Where are we today with PCB-Design ?

- PCB design becomes seriously complex for many application domains (not all)
- PCB related analysis is state of the art to a more or less extend (SI, PI, EMI, thermal), analysis should be an integral part of PCB design tool (integration rather than interfaced → 'concurrent analysis')
- Design problems further increase (someone heard about Moore law?)  
→ analysis tools must cope with this and will do (there are no rectangular shapes anymore – in fact, they never did exist). Now we have things like 56Gbs links with PAM4 encoding as shown at the right.
- A smooth and easy to use process flow is key for success, then analysis tools do 'pay back' !
- PCB CAD process leaves the border of two dimensions (3D design, hence, 3D manipulation of copper and components, not just 3D visualization) and the single board domain (→ Multiboard PCB Design & Analysis)




37

Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

ZUKEN®

## PCB Design Process



### Traditional PCB design flow

(Will to be amended with simulation and virtual prototyping)


Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019





High-Speed Design Overview  
Complete Design Process Solution




High Speed Design and Concurrent Analysis for SI&PI



Conclusion

-  Signal Integrity and EMC are major design issues for PCB designers these days with importance increasing on a daily base
-  Problems should be avoided by a proper design process with SI and EMC in mind (rather than post-layout detection and fault fixing)
-  Technology is available (and in use) which is proven to be very accurate and efficient – virtual prototyping and working on a digital twin gains acceptance here.
-  Zuken CR-8000 offers a design process for high speed boards with concurrent analysis to design for Signal Integrity, Power Integrity and EMC compliance



## Need Help? ZUKEN EDA Services

Solutions beyond Software



Find the (high-speed) problems before the problems find you!



### Training & Education

- EMC compliant PCB Design
- Signal Integrity for PCB Designers
- Power Integrity for PCB Designers
- Simulation methods and models for SI/PI/EMC
  - IBIS Models, SPICE Models, S-Parameters
  - Numerical methods, time/frequency domain
- Introduction into EMC, SI and PI for managers and team-leaders



**ZUKEN**

### Custom Workshops

- Customized tool training using your own design(s)
- Tool introduction support and process flow changes
- Analysis workshops
- High speed design methodology workshops
- Design for EMC



### Design Support

- Design Reviews
  - SI, PI, EMC
  - EMC-Adviser DRCs
- Simulation Support
  - Reflection, Crosstalk, margins, PI, IR-Drop
  - ZUKEN simulators and 3<sup>rd</sup> party (e.g. HSPICE)
- Design optimization
- Eye Diagram analysis
- Constraining



### IBIS Library Support



42

Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

## Interested in a more detailed Followup ?

One Day Seminar (Experience Day) on Signal Integrity – May14th 2019, Munich

**ZUKEN**

**ZUKEN**



## Zuken Experience Day: Signal-Integrität und Eigenstörssicherheit elektrischer Baugruppen

14. Mai 2019

Zuken Trainingszentrum Am Söldnermoos 17, 85399 Hallbergmoos

Kostenfreie Teilnahme – beschränkte Plätze

Machen Sie sich ein Bild vom Stand moderner Entwicklungswerkzeuge zur Sicherstellung der Signal-Integrität und Eigenstörssicherheit elektrischer Baugruppen. Mit diesem Zuken Experience Day bietet Zuken kompakte Hands-on Workshops an, in denen Interessenten die Möglichkeit erhalten, sich unter Anleitung von Experten ein Bild von dem Arbeiten mit den aktuellen Releases unserer Software-Tools zu machen.

Vorname:	<input type="text"/>
Nachname:	<input type="text"/>
Brüning	<input type="text"/>
Email Adresse:	<input type="text"/>
	<input type="text"/>

### Inhalt – Zuken Experience Day

- Signal- und Power-Integrität und EMV-gerechtes Design
- Aufstellen und Umsetzung von Design-Regeln
- Modernes Constraint Management
- Erstellen von Szenarien
- Einsatz von Simulationsmodellen
- Anwendung eines SI-Simulators

<https://www.zuken.com/de/zed-cr>

43

Zuken proprietary information – supplied to ZVEI Germany. Forwarding beyond the intended recipient(s) is not permitted.

© Zuken 2019

Thank you for attending!

*No one believes in simulation results except the guy doing the simulation ...*

*Everyone believes in measurement results, except the guy doing the measurements !!!*

(Source unknown)

**ZUKEN**®  
The Partner For Success